PeakRDL-etana
  • Introduction
  • Register Block Architecture
  • Hardware Interface
  • Template Generation
  • Hardware Interface Reports
  • Configuring PeakRDL-etana
  • Command Line Options
  • Testing
  • Known Issues & Limitations
  • Licensing
  • Exporter API

CPU Interfaces

  • Introduction
  • AMBA APB
  • AMBA AHB
  • AMBA AXI4-Lite
  • Avalon Memory-Mapped (Avalon-MM)
  • Open Bus Interface (OBI)
  • Wishbone Bus
  • CPUIF Passthrough
  • Internal CPUIF Protocol
  • Customizing the CPU interface

SystemRDL Properties

  • Field Properties
  • Register Properties
  • Addrmap/Regfile Properties
  • Addrmap Properties
  • Signal Properties
  • RHS Property References

Other SystemRDL Features

  • External Components

Extended Properties

  • Introduction
  • Read-buffered Registers
  • Write-buffered Registers
  • Read/Write-specific swacc
  • Vectorized Register Interface
PeakRDL-etana
  • Index

Index

Symbols | C | D | E | R

Symbols

  • --allow-wide-field-subwords
    • command line option
  • --cpuif
    • command line option
  • --default-reset
    • command line option
  • --err-if-bad-addr
    • command line option, [1]
  • --err-if-bad-rw
    • command line option
  • --flatten-nested-blocks
    • command line option
  • --in-str
    • command line option
  • --out-str
    • command line option
  • --rt-external
    • command line option
  • --rt-read-response
    • command line option

C

  • command line option
    • --allow-wide-field-subwords
    • --cpuif
    • --default-reset
    • --err-if-bad-addr, [1]
    • --err-if-bad-rw
    • --flatten-nested-blocks
    • --in-str
    • --out-str
    • --rt-external
    • --rt-read-response
  • cpuifs (built-in variable)

D

  • default_reset (built-in variable)

E

  • export() (peakrdl_etana.RegblockExporter method)

R

  • RegblockExporter (class in peakrdl_etana)

© Copyright 2026, Dave Keeshan (based on PeakRDL-regblock by Alex Mykyta).

Built with Sphinx using a theme provided by Read the Docs.